

Tesla Schematics



Skylake-U

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Cover Page</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>		<div>Sheet 1 of 102</div>

Tesla SKL-U Block Diagram

The diagram illustrates the GPU system architecture. On the left, a stack of four rectangles represents VRAM (DDR3L) *4, with a total capacity of 2GB (Single Rank). The VRAM is connected to the GPU via a DDR3L interface. The GPU is a central block labeled GPU, with models N16S-GT and N16V-GM. The GPU is connected to the PCIe interface via a PCIe x 4 connection. The GPU is also connected to the PCIe interface via a 27MHz connection. The GPU is connected to the PCIe interface via a 27MHz connection.



CHARGER BQ24780RUVR		44
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC TPS51275CRUKR		45
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5	
	5V_PWR_2	
	5V_S5	
	3D3V_S5	
CPU Core Power NCP81208MNTXG		46-50
NCP81382MNTXG x 2		
NCP81382MNTXG (23e)		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+V_VCCGTUS_VR (23e only)	
DCBATOUT	+VCCSA_VR	
DDR3L SUS TPS51716RUKR		51
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3	
	0D65V_S0	
CPU VCCIO 0.975V RT8068AZQWID		52
INPUTS	OUTPUTS	
3D3V_S5	+VCCIO_VR	
CPU VCCPRIM_CORE 0.95V TPS22961DNYT		52
INPUTS	OUTPUTS	
3D3V_S5	VCCPRIM_CORE	
CPU DCDC-V1D00A AOZ1268QI		53
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D5V TLV70215DBVR		54
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
LDO-V1D8V RT9025-25ZSP		54
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V S0 G5016KD1U		40
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
EOPIO/EDRAM (23e) TPS22961DNYT		52
INPUTS	OUTPUTS	
1D0V_S5	+V_EDRAM_VR	
1D0V_S5	+V_EOPIO_VR	
3D3V VGA G5016KD1U		86
INPUTS	OUTPUTS	
3D3V_S0	+V_EDRAM_VR	
3D3V_S0	+V_EOPIO_VR	

Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Rev


Tesla SKL-U

-1

Date: Tuesday, July 21, 2015

Sheet 3 of 102

13 M_B_DQ[63:q] <>



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.


PDG: DDR/ODT

4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details

Table 4-41. ODT Signals Connectivity table


Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	DRAMs	DDR0_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,2
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
SKL-U	LPDDR3 Memory Down	DRAMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,2
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR3L Memory Down	Processor	DRAMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR3L SO-DIMM	Processor	DIMMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,3
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR3L Mixed Memory of SO-DIMM	Processor	DIMMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR4 Memory Down	Processor	DRAMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR4 SO-DIMM	Processor	DIMMs	DDR0_ODT[1:0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		

Notes:
1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (BOM - BOM-UPDR03, APM - SKL-UPDR03).
2. ODT signal is not required for DDR3L memory modules.
3. DDR3L ODT input is held high (Active). RTN VREF is defined by BIOS as High-Z in both ranks, when a Rank receives write command it enables RTN VREF (not by BIOS after power training). Otherwise ODT pins RTN (High-Z).
4. These guidelines are related to DDR3L supported memory down topologies only. 2R x16 DDP single side, 2R x16 DDP dual side and 2R x8 dual side.



Design Guideline:
SM_RCOMP keep routing length less than 500 mils.

Layout Note:




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File CPU (DDR)
Size 42 Document Number
Date Tuesday, July 21, 2015 Sheet 6 of 102

Main Func = CPU



071.SKYLA.000U


(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC



Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DISPLAY)

Size A3 Document Number Tesla SKL-U Rev -1

Date: Tuesday, July 21, 2015 Sheet 8 of 102

Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)CPU

Size
A3

Document Number

Date: Tuesday, July 21, 2015


Rev
-1

Tesla SKL-U


Sheet 9 of 102

CORE

U-line 23e 28W
IccMax current-10ms max = 34 A



VCCSA



SLICED GT

U-line 23e 28W
IccMax current-10ms max[A] = 67 A





Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGTx Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
		5x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	
		4x 1uF 0201	
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	
		4x 10uF 0402	
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	
		4x 10uF 0402	
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
		1x 1uF 0402	
		1x 1uF 0402	
		1x 1uF 0402	

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCEPIO	2x 10uF 0402		Placeholder only
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
VCCST	6x 1uF 0201		Place on secondary side, underneath the package

BOM1

緯創資通 Wistron Corporation
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichuan,
Taipei Hsien 221, Taiwan, R.O.C.

File CPU (Power CAP1)
Size Document Number
Date Tuesday, July 21, 2015 Sheet 10 of 102

Main Func = CPU



UNSLICED GT

VCCIO





Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCIOPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201	(6.3V)*	
VCCGT	10x 10uF 0402 12x 1uF 0201	8x 10uF 0402	Place on secondary side, underneath the package
		3x 47uF 0905 (6.3V)*	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
		8x 22uF 0603	
VCCSA	7x 10uF 0402 7x 1uF 0201		Place on secondary side, underneath the package
VCCIO	2x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package
VDDQ	2x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package
		4x 10uF 0402	Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible




PCH DERIVED RAILS




GTUS

+V_VCCGTUS_VR can merge to +VCCGT

20141114 Alden



U-line 23e 28W
IcoMax current=10ms max = 34 A



BOM1


(Blanking)

(Blanking)

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>(Reserved)SODIMM3_SODIMM4</div>		
Size A4	Document Number <div>Tesla SKL-U</div>	Rev -1
Date: Tuesday, July 21, 2015		Sheet 14 of 102

Main Func = PCH



071.SKYLA.000U

Table 8-1. Switchable Graphics GPIO Requirements


GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

BOM1



Platform	Project
SKL-U	Tulip
Lane1	USB3 Port1
Lane2	USB3 Port2
Lane3	SSIC
Lane4	SSIC
Lane5	SSIC
Lane6	SSIC
Lane7	SSIC
Lane8	SSIC
Lane9	SSIC
Lane10	SSIC
Lane11	SSIC
Lane12	SSIC
Lane13	SSIC
Lane14	SSIC
Lane15	SSIC
Lane16	SSIC
Lane17	SSIC
Lane18	SSIC
Lane19	SSIC
Lane20	SSIC
Lane21	SSIC
Lane22	SSIC
Lane23	SSIC
Lane24	SSIC
Lane25	SSIC
Lane26	SSIC
Lane27	SSIC
Lane28	SSIC
Lane29	SSIC
Lane30	SSIC
Lane31	SSIC
Lane32	SSIC
Lane33	SSIC
Lane34	SSIC
Lane35	SSIC
Lane36	SSIC
Lane37	SSIC
Lane38	SSIC
Lane39	SSIC
Lane40	SSIC
Lane41	SSIC
Lane42	SSIC
Lane43	SSIC
Lane44	SSIC
Lane45	SSIC
Lane46	SSIC
Lane47	SSIC
Lane48	SSIC
Lane49	SSIC
Lane50	SSIC
Lane51	SSIC
Lane52	SSIC
Lane53	SSIC
Lane54	SSIC
Lane55	SSIC
Lane56	SSIC
Lane57	SSIC
Lane58	SSIC
Lane59	SSIC
Lane60	SSIC
Lane61	SSIC
Lane62	SSIC
Lane63	SSIC
Lane64	SSIC
Lane65	SSIC
Lane66	SSIC
Lane67	SSIC
Lane68	SSIC
Lane69	SSIC
Lane70	SSIC
Lane71	SSIC
Lane72	SSIC
Lane73	SSIC
Lane74	SSIC
Lane75	SSIC
Lane76	SSIC
Lane77	SSIC
Lane78	SSIC
Lane79	SSIC
Lane80	SSIC
Lane81	SSIC
Lane82	SSIC
Lane83	SSIC
Lane84	SSIC
Lane85	SSIC
Lane86	SSIC
Lane87	SSIC
Lane88	SSIC
Lane89	SSIC
Lane90	SSIC
Lane91	SSIC
Lane92	SSIC
Lane93	SSIC
Lane94	SSIC
Lane95	SSIC
Lane96	SSIC
Lane97	SSIC
Lane98	SSIC
Lane99	SSIC
Lane100	SSIC

PCIE Table

Port	Device	Share BUS
1	N/A	USB3_0_3
2	N/A	USB3_0_4
3	WLAN	
4	LAN	
5 (L0-L3)	GPU	
6 (L2)	HDD	SATA0
6 (L2)	N/A	SATA1
6 (L0-L1)	N/A	

USB 2.0 Table

Port	Device
0	USB2.0 port1 (Debug Port)
1	USB2.0 Port2
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	Card Reader
6	Touch Panel
7	Bluetooth

Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

#545659 (SKL_PCH_U_F_RDS Rev0.7)

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)




Table 24-3. PCI Express* Link Configurations Supported



SKL	PCIe Link Config	PCI Express* Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port5		Port7		Port9		Port11	
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12
Y	1x4	Port1				Port5							
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3		Port5		Port7					
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8				
	1x2									Port9			
	2x1									Port9			

BOM



緯創資通 Wistron Corporation
21F, No. 56, Sec. 1, Hsin-Tai Rd., Taipei, Taiwan, R.O.C.

CPUE (PCIe/SATA/USB)
Testa SKL-U
-1

Main Func = PCH



#544669 Rev0.52 CRB:
No PL resistor on THERMTRIP#.




(PDG#543016)
WAKE#: Ensure that WAKE# signal Trise (Maximum) is <100 ns.




[P543016 Rev0.7]
EXT_PWR_GATE#: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence

BATLOW#: Pull-up required even if not implemented.



VCCST_PWRGD / HWM201:



VCCST_PWRGOOD



VCCST_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification

- #543016 Rev0.7
- 1. VCCST_PWRGD is only 1.0 V tolerant.
- 2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST

DS3 BOM Option




Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	*

These two signals have weak internal pull-down.
0 = Port C is not detected.
1 = Port C is detected.



PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts


PCH strap pin:

NO REBOOT	
HDA_SPKR	* Low = Enable (Default) High = Disable


The internal pull-down is disabled after PLTRST# deasserts



Main Func = PCH






Main Func = PCH



BOM1


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015		Sheet 22 of 102

Main Func = PCH




Main Func = Thermal Sensor

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest


Close to Thermal sensor



Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

Layout 15 mil



ALERT# /T_CRIT#
Pull-up Resistor




R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	77°C	87°C	97°C	107°C	117°C
79°C	79°C	89°C	99°C	109°C	119°C
81°C	81°C	91°C	101°C	111°C	121°C
83°C	83°C	93°C	103°C	113°C	123°C
85°C	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

BOM1



緯創資通 Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title THERMAL NCT7718W/Fan	
Size A2	Document Number
Tesa SKL-U	
Date: Tuesday, July 21, 2015	Rev -1
Sheet 26	of 102

INTERNAL STEREO SPEAKERS



08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Audio IO	
Size	Document Number		Rev	
A3	Tesla SKL-U		-1	
Date:	Tuesday, July 21, 2015	Sheet	29	of 102

Main Func = Audio

(Blanking)


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 30 of 102




For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
 *Place C3138 to C3141 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
 *Place C20 and C21 close to each VDD10 pin-- 22 (Reserved)



25MHz XTAL



Crystal 27MHz			
MAIN	HASONIC	82.30020.G71	78.15034.L1L
2ND	HARMONY	82.30020.D41	78.18034.1FL

Change LAN PN to SC50H01259


LAN and Transformer Config:

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.IH219.3001	Main source
1000M Transformer 68.89246.301	2nd source

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LAN RTL8111	
Size	Document Number
A3	Tesla SKL-U
Date:	Wednesday, August 19, 2015
Sheet	31 of 102
Rev	-1

10/100M/1000M Lan Transformer




1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return Loss (dB MIN @ 1)
IH-106-A	-1.0	-18 -14.4 -13.1

SCHEMATICS :

Pin Define



LAN Connector



022.10001.00A1


2nd = 022.10001.0E71

08/13 RJ45 22.10019.141 Change to 022.10001.00A1

RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-



The connector is 8 pin RJ45 (8P8C) male




The associated connector is 8 pin RJ45 (8P8C) female



10/100/1000 LAN surge circuit For test stuff



075.00510.0073
2ND = 075.00530.0071
3RD = 75.01045.073



075.00510.0073
2ND = 075.00550.0071
3RD = 75.01045.073

8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件

AZ&NON AZ

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

06/13 Delete LAN_AGND

BOM1

緯創資通 Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

RJ45&Transformer		
File	Document Number	Rev
	Tesla SKL-U	-1
Date: Wednesday, August 19, 2015	Sheet 32	of 102

BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Reserved		
Size A2	Document Number Tesla SKL-U	Rev -1
Date: Tuesday, July 21, 2015	Sheet 33 of 102	

5	4	3	2	1
D				
C				
B				
A				

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>35 of 102</div>

	5	4	3	2	1
D					
C					
B					
A					

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet	37 of 102

Main Func = USB3.0 Port1

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 38 of 102


Main Func = USB3.0 Port1

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 39 of 102

Main Func = Power Plane & Sequence



DS3

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Connected_Standby(1/2)+DS3			
Size A4	Document Number Tesla SKL-U		Rev -1
Date:	Tuesday, July 21, 2015	Sheet 41 of	102

Main Func = DIMM1
Main Func = DIMM2

VREF CIRCUITRY


Layout Note:

Place Close DIMMs




Layout Note:

Place Close DIMM1



SA_DIMM_VREFDQ
DIMM1 M_VREF_CA_DIMMB


5 M_VREF_DQ_DIMM1>>>





Connector Pin Alignment(Vendor: Suyin,Aces)

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power


It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:




Adaptor in to generate DCBATOUT




Test point




MB_Side	Cable
Pin 1	AD_ID_F
Pin 2	AD_ID_R
Pin 3	AD_ID
Pin 4	GND
Pin 5	GND



08/20 add 5V_EN




12/18 PR4501, PR4502 Change to Short PAD




08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上線済)



08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上線済)




06/16 PU4501 Change Part Number from TPS51275 to RT6575B (074.06575.0043).
06/17 PU4501 Change Part Number from RT6575B to TPS51275 (074.51275.0073)

BOM1

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title		
SYN256 5V/3D3V		
Size	Document Number	Rev
A2	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015 Sheet 45 of 102		


Main Func = CPU_CORE



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU VCORE(2/3)			
Size A3	Document Number		Rev
	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet 47 of	102




5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1


緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Neichin,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU VCCGTUS			
Size	Document Number	Rev	
A2			-1
Date: Tuesday, July 21, 2015		Sheet	49 of 102

Main Func = CPU_CORE




#544669 Intel CRB Rev0.53
+VCCSA(ICCMAX.=6A)

VCCIO




EOPIO and EDRAM




Main Func = 1D5V

S-1339D18for 1D8V_S0



1D8V_S5



BOM1

5	4	3	2	1
D				
C				
B				
A				



BOM1

<div><div>緯創資通</div><div><div>Wistron Corporation</div><div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 56 of 102



SSID = VIDEO

HDMI Passive Level Shifter


Close to HDMI Connector




HDMI DDC Passive Level Shifter



HDMI CONNECTOR




08/12 HDMI1 22.10296.B41 Change to 022.10025.0061



07/02 Change Part Number 84.07002.I31(禁用) to 84.2N702.J31

HDMI A type pin define
(Total: 19pin)

Pin	Pin定義
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data2-
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data1-
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data0-
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock-
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect



10/15 ED5701,ED5702,ED5706 Change Part number to 75.00524.073

08/19 HPD_HDMI_CON & DDC_CLK_HDMI SWAP

BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.	
HDMI	
File	Rev
Size	-1
A2	
Date: Tuesday, July 21, 2015	
Sheet 67 of 102	

5	4	3	2	1
D				
C				
B				
A				

(Blanking)

BOM1



<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>RESERVED</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	
<div>A3</div>	<div>Tesla SKL-U</div>	<div>-1</div>	
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>58 of 102</div>

5	4	3	2	1
D				
C				
B				
A				

(Blanking)

BOM1	
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
RESERVED	
Size	Document Number
A3	Tesla SKL-U
Date:	Rev
Tuesday, July 21, 2015	-1
Sheet	59 of 102

SSID = SATA



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title SATA IF HDD/ODD		
Size A3	Document Number Tesla SKL-U	Rev -1
Date: Wednesday, July 22, 2015	Sheet 60 of 102	

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015		Sheet 62 of 102

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 63 of 102

84.2N702.J31

WHITE

SV_5VS

R6413

910R2J-1-GP

PB_LED_PWR_1

LED

MA

K

PB_LED_PWR_2

D

LED-W-45-GP

2N7002K-2-GP

U6402

PWRLED

PWRLED 24.66

TESLA

83.19213.H70

TESLA

1st = 84.2N702.J31

2nd = 84.2N702.W31

10/14 R6413 510R Change to 910R

Bin Range Of Luminous Intensity & Forward Voltage

Symbol	Bin Code	Min.	Max.	Unit	Condition
Iv	P1	45	57	mcd	If=5mA
	P2	57	72		
	Q1	72	90		
	Q2	90	112		
	28	2.60	2.70	V	If=5mA
VF	29	2.70	2.80		
	30	2.80	2.90		
	31	2.90	3.00		

Device Selection Guide

Part No.	Chip		Lens Color
	Material	Emitted Color	
48-213/T3D-APIQ2TY/3C	InGaN	Pure White	Yellow Diffused

24 KBC_PWRBTN# <<<

R6417 100R2J-2-GP

FLEX

C6402 62.40012.041

FLEX

2ND = 62.40007.291

SW-TACT-72-GP-US PWRSH1

08/14 PWRSH1 Change to PWRSH1

10/14 PWRSH1 (Pin1,Pin3)KBC_PWRBTN#_R3 SWAP (PIN2,PIN4)GND

[illegible]

08/14 BATTLED1 Change to LED3


Electro-Optical Characteristics (Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Forward Voltage	V_F	1.7	-----	2.3	V	$I_F=5mA$
	S2S	1.7	-----	2.3		
	T3	2.7	-----	3.3		

2 Different Bin Code type



[illegible]

 <<< KNOW[0..7] 24
 >>> XCCL[0..17] 24



20.K0722.004
2nd = 20.K0397.004
BK

6/18 KBL1 KB_BL_LED+ 興 KBL1 KB_BL_LED-
10/6 KBL1 add 2nd source



U6203 Keyboard Backlight U6203&BLKB1:

4和15的keyboard spec最大為300 mA

4.07002.131

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OS}	drain-source voltage	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	-	60	V
V_{GS}	gate-source voltage	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	-	+20	V
I_D	drain current	$T_{amb} = 25\text{ }^{\circ}\text{C}$ $V_{GS} = 10\text{ V}$	0	-	350	mA
$R_{DS(on)}$	drain-source on-state resistance	$T_J = 25\text{ }^{\circ}\text{C}$ $V_{GS} = 10\text{ V}$ $I_D = 500\text{ mA}$	-	1	1.6	Ω


[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 1 cm²

SOKI
 VCC = 4.5V
 LED VF = 3.0 - 3.4V


	W-LED VF = 3.0V	Red-LED VF = 3.0V
Power consumption	220 mW	300 mW

Ground
 5V
 100 Ohm
 1 2 3 4 5 6 7 8 9 10
 1.0m

Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4





USB 2.0 Power SW




U6301 place near to IOCNI

Test point




Flex360 SENSOR BD



Hall sensor

06/12 Delete Hall Sensor CONN, 換7 pin 與SPK 訊號接同一-CONN, SPK1

Novo Button



(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>RESERVED</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>67 of 102</div>


(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>69 of 102</div>

SC Digital_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



(Blanking)

BOM1

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Reserved	
Size	Document Number
A3	Tesla SKL-U
Date:	Tuesday, July 21, 2015
Sheet	71 of 102
Rev	
-1	

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 72 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Rev

-1

Date: Tuesday, July 21, 2015

Sheet 73 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Tesla SKL-U

Date: Tuesday, July 21, 2015

Rev
-1

Sheet 74 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title






Size
A3

Document Number
Tesla SKL-U

Date: Tuesday, July 21, 2015

Rev
-1

Sheet 75 of 102



61,82 FBA_D0[63:0]

FBA_D0	E18	FBA_D0
FBA_D1	E18	FBA_D1
FBA_D2	E16	FBA_D2
FBA_D3	E17	FBA_D3
FBA_D4	D20	FBA_D4
FBA_D5	D21	FBA_D5
FBA_D6	F20	FBA_D6
FBA_D7	E21	FBA_D7
FBA_D8	E15	FBA_D8
FBA_D9	D15	FBA_D9
FBA_D10	F13	FBA_D10
FBA_D11	F13	FBA_D11
FBA_D12	C13	FBA_D12
FBA_D13	B13	FBA_D13
FBA_D14	E14	FBA_D14
FBA_D15	D15	FBA_D15
FBA_D16	B15	FBA_D16
FBA_D17	C16	FBA_D17
FBA_D18	A15	FBA_D18
FBA_D19	A15	FBA_D19
FBA_D20	A18	FBA_D20
FBA_D21	A18	FBA_D21
FBA_D22	A18	FBA_D22
FBA_D23	C18	FBA_D23
FBA_D24	B24	FBA_D24
FBA_D25	A25	FBA_D25
FBA_D26	A25	FBA_D26
FBA_D27	A24	FBA_D27
FBA_D28	A21	FBA_D28
FBA_D29	B21	FBA_D29
FBA_D30	C21	FBA_D30
FBA_D31	C21	FBA_D31
FBA_D32	B24	FBA_D32
FBA_D33	T22	FBA_D33
FBA_D34	N22	FBA_D34
FBA_D35	N26	FBA_D35
FBA_D36	N26	FBA_D36
FBA_D37	N26	FBA_D37
FBA_D38	N26	FBA_D38
FBA_D39	N24	FBA_D39
FBA_D40	Y22	FBA_D40
FBA_D41	Y22	FBA_D41
FBA_D42	Y22	FBA_D42
FBA_D43	Y22	FBA_D43
FBA_D44	Y24	FBA_D44
FBA_D45	AA24	FBA_D45
FBA_D46	Y22	FBA_D46
FBA_D47	AA22	FBA_D47
FBA_D48	AD27	FBA_D48
FBA_D49	AB25	FBA_D49
FBA_D50	AD28	FBA_D50
FBA_D51	AC25	FBA_D51
FBA_D52	AA26	FBA_D52
FBA_D53	Y26	FBA_D53
FBA_D54	Y26	FBA_D54
FBA_D55	Y26	FBA_D55
FBA_D56	R26	FBA_D56
FBA_D57	N27	FBA_D57
FBA_D58	Y26	FBA_D58
FBA_D59	Y26	FBA_D59
FBA_D60	Y26	FBA_D60
FBA_D61	Y27	FBA_D61
FBA_D62	Y27	FBA_D62
FBA_D63	W25	FBA_D63

81 FBA_DQM0	D18	FBA_DQM0
81 FBA_DQM1	D14	FBA_DQM1
81 FBA_DQM2	C17	FBA_DQM2
81 FBA_DQM3	C22	FBA_DQM3
82 FBA_DQM4	P24	FBA_DQM4
82 FBA_DQM5	W24	FBA_DQM5
82 FBA_DQM6	AA25	FBA_DQM6
82 FBA_DQM7	U25	FBA_DQM7

81 FBA_DQS0	E18	FBA_DQS_WP0
81 FBA_DQS1	C15	FBA_DQS_WP1
81 FBA_DQS2	B16	FBA_DQS_WP2
81 FBA_DQS3	R26	FBA_DQS_WP3
82 FBA_DQS4	W23	FBA_DQS_WP4
82 FBA_DQS5	AA25	FBA_DQS_WP5
82 FBA_DQS6	AB25	FBA_DQS_WP6
82 FBA_DQS7	T26	FBA_DQS_WP7


81 FBA_DQS0#	E18	FBA_DQS_RN0
81 FBA_DQS1#	C14	FBA_DQS_RN1
81 FBA_DQS2#	A16	FBA_DQS_RN2
81 FBA_DQS3#	A22	FBA_DQS_RN3
82 FBA_DQS4#	P25	FBA_DQS_RN4
82 FBA_DQS5#	W22	FBA_DQS_RN5
82 FBA_DQS6#	AB27	FBA_DQS_RN6
82 FBA_DQS7#	T27	FBA_DQS_RN7

GF117/GF119	NC	FBA_CMD32
GF119	FBA_DEBJ00	FBA_CMD34
FBA_DEBJ01		FBA_CMD35


GF119	FB_PLL_AVDD
NC	FB_PLL_AVDD
FB_PLL_AVDD	FB_DLL_AVDD
GF117	

GPU BOM CTRL

Memory ODTx, CKEx and RST Termination





FBCLK Termination placed near each VRAM at board edge side



BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec-1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (3/5) VRAM VF	
Size	Document Number
Customer	Tesla SKL-U
Date: Tuesday, July 21, 2015	Sheet 78 of 102



GPIO Description (DG-06803-001_v04_p_180_12-1)

Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_MON	O	FB Clamp monitor for GCK 1.0	10K pull-down to GND
GPIO1	MEA_VDD_CTL	O	Memory VDD VDD	10K pull-up to 3V3_AOH
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	10K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LCD_VCC- 100K pull-down
GPIO4	LCD_BLED	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_IAMH_EN	O	GPU power enabling	10K pull-up to 3V3_AOH
GPIO6	FB_CLAMP_TOL_REQ	O	Clamp toggle request for GCK 1.0	10K pull-up to system 3.3V
GPIO7	3V3_VDD	O	GPU VDD VDD	10K pull-up to 3V3_AOH
GPIO8	SYS_PEX_RST_MON	I	System side PCIe reset monitor	10K pull-up to 3V3_AOH
GPIO9	ALERT	I/O	Active Low Thermal alert	10K pull-up to 3V3_AOH
GPIO10	MEA_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	PWR_VDD	O	GPU Core VDD PWM control signal	100K pull-up to 3V3_AOH
GPIO12	PWR_LEVEL	I	AC power detect or power supply overvoltage input	10K pull-up to 3V3_AOH
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH
GPIO14	GPU_PEX_RST_HOLD	O	GPU PCIe self-reset control	10K pull-up to 3V3_AOH
OVERT	OVERT	O	Active Low Thermal Catastrophic Over Temperature	10K pull-up to 3V3_AOH

GPU (Dual Rank) VRAM Config:

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Minimum	Status
256Mx16 DDR3L	Hynix	0x4	1.35 V	H5TC4G3AFR-11C	900	N/A	Production ready
	Micro	0x0	1.35 V	MT4125M16H4-107E	900	N/A	Production ready

N155-GT(GD2-64/0E840H) -->GB2 SKU2,3,4,5

Table 20. N155-GT/GN DDR3L Dual-Rank Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Minimum	Status
256Mx16 DDR3L	Hynix	0x3	1.35 V	H5TC4G3AFR-11C	900	N/A	Preliminary
	Micro	0x4	1.35 V	MT4125M16H4-093CE	900	1322	Preliminary
	Samsung	0x5	1.35 V	K4V4G164BD-HC1A	900	N/A	Preliminary

Note: For N155-GT-GN, the maximum allowable memory case temperature is 35°C.

Table 1. N155-GT -GT GCK pin assignment

GPIO	GCK 1.0 Control Signal	GCK 2.0 Control Signal
GPIO1	FB_CLAMP_MON	GCK 1.0 FB_EN
GPIO2	FB_CLAMP_TOL_REQ	GPU_EVENT
GPIO4	3V3_IAMH_EN	PWR_FB
GPIO13	PSI	GPU_PEX_RST_HOLD
GPIO14	GPU_PEX_RST_HOLD	SYS_PEX_RST_MON


GCK 1.0/2.0 GPU Support List

GPU	GCK 1.0	GCK 2.0
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes
N155-GT(GD2-64/0E840H)	Yes	Yes


Vendor	Vendor P/N	Lenovo P/N	1 chip VRAM Size
Hynix	H5TC4G3AFR-11C	1100897	512MB
Micro	MT4125M16H4-093CE	1101018	512MB

GPU	SKU1	SKU2	SKU3	SKU4	SKU5
N155-GT	NA	STUFF	STUFF	STUFF	STUFF
071-0M150-0C0U					

Data Bits 31:0 RANK 0




72.05463.D0U
VRAM BOM CTRL



72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1-VRAM8 改Part Number 72.05463.D0U




08/18 C7801, C7804, C7805, C7810, C7811 Change to DY

08/18 C7814 Change to VRAM_8PCS

BOM1


Data Bits 31:0 RANK 1



72.05463.D0U


VRAM BOM CTRL

10/23 VRAM1-VRAM8 Part Number 72.05463.D0U



72.05463.D0U

VRAM BOM CTRL



08/18 C7915, C7921, C7926 Change to DY

08/18 C7914, C7917, C7918, C7919, C7920, C7925 Change to VRAM_8PCS


BOM1

Data Bits 63:32 RANK 0

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
VRAM7.8 (4/4)			
Size	Document Number	Rev	
A2		-1	
Date: Tuesday, July 21, 2015		Sheet	84 of 102



	Main source	2nd source
PU8202	084.06970.0037	84.03660.037
PU8204		
PU8203	084.06970.0037	84.03660.037
PU8205		

Nvidia GPU Vreg Strap Table & P/N:

GPU	N15V-GM	N15S-GT
Vreg Mode	Config D	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.R0034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.R0034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL

GM108 SKU		GK208s SKU	
Item	N16S-GT-B/S	Item	N16V-GM-S
Device ID	0x1347	Device ID	0X1299
Package	Q184B-128GB2B-64	Package	Q182-64
Internal P/N	GM108-755/655.28nm	Internal P/N	GK208-620.28nm
ROM_SI	Refer to GM108 RAM Straps	ROM_SI	Refer to GK208s RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down	ROM_SO	0x8, 5K pull up for Optimus/0x9, 10K Pull Up for Discrete SKU
ROM_SCLK	0x0 for Optimus, 4.99Kohm pull down	ROM_SCLK	0x1000/0x8, 4.99Kohm pull up
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and null 49.9K pull-up)	Strap0	User Strap, 0x0F, 45kohm pull up
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)	Strap1	45kohm pull down
Strap2		Strap2	Device_ID, 0x1001, 10Kohm pull UP
Strap3		Strap3	0x0 for Optimus, 5kohm pull low
Strap4		Strap4	0x0 for Optimus, 45kohm pull down
Open_VRG SKU	B	Open_VRG SKU	Config B (PSI not supported)
NVDD Boot Voltage	0.9V	NVDD Boot Voltage	0.9V

緯創資通 Wistron Corporation

21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

GPU CORE

Tesla SKL-U

Rev -1

Date: Tuesday, July 21, 2015

Sheet 85 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

87

of

102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Tesla SKL-U

Date: Tuesday, July 21, 2015


Rev
-1

Sheet 88 of 102



Structure boss




Stand off



Clip change to 434.03N0G.0001





Sheet 90 of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
TPM			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet	91 of 102

SSID = Finger Print

Reserved

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 92 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

93

of

102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

94

of

102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	
<div>A3</div>	<div>Tesla SKL-U</div>	<div>-1</div>	
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>95 of 102</div>

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>96 of 102</div>

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>97 of 102</div>

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev


Date: Tuesday, July 21, 2015

Sheet 98 of 102

Rev
-1

Reserved

Tesla SKL-U






BOM1	
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
Reserved	
Size	Document Number
A2	Tesla SKL-U
Date	Rev
Tuesday, July 21, 2015	-1
Sheet 100 of 102	

	5	4	3	2	1
D					
C					
B					
A					


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>101 of 102</div>


SKL-UY Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]



(DC mode)



[dGPU] N16x Power-Up/Down Sequence




- Notes:- All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared
- Note:
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
 - The ramp up overshoot should not exceed the silicon reliability limit voltage.
 - The previous power rail must ramp up to 90% before the next power rail can start ramping up.
 - No signal should be applied to the GPU before the power rails are fully ramped.
 - Refer to the JEDEC Memory Specification for memory related power sequencing.
 - The order of NVVDD and PEX_VDD ramp-up can be reversed during GCs exit when there is a back-to-back GCs entry/exit and/or when PEX_VDD takes longer to ramp down during GCs entry.

3.10.2.2 Power-Down Sequence


There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to GPU power-down and power-up events take place.

Skylake POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

